```html

System Verilog: Difference between always and always_comb blocks

In System Verilog, the always block is used for sequential logic and is sensitive to changes in variables listed in its sensitivity list. It triggers whenever any of the variables in the sensitivity list change.

On the other hand, the always_comb block is used for combinational logic and is executed every time there is a change in the input signals. It does not have a sensitivity list and is ideal for modeling combinational logic in hardware designs.

Therefore, the key difference between the two is that always is for sequential logic and is sensitive to specific variables, while always_comb is for combinational logic and triggers on every input change without a sensitivity list.

```
This HTML template provides a basic structure for creating an SEO-friendly answer to the System Verilog interview question about the difference between `always` and `always_comb` blocks. You can further customize and optimize it as needed.