Sure! Here is an SEO-friendly HTML answer for the provided interview question:

```html

The Difference between `logic` and `wire` Data Types in SystemVerilog

In SystemVerilog, the logic data type is used to represent single bits with four values: 0, 1, x, and z, where x represents an unknown value and z represents high impedance. On the other hand, the wire data type is used for connecting components and modeling physical wires with continuous values, allowing them to drive multiple loads.

While both data types are used for modeling digital circuits, the main difference lies in their behavior and usage. `logic` is used for internal signal assignments and calculations within a module, whereas `wire` is used for interconnecting modules and driving signals between them.

Understanding the distinction between `logic` and `wire` data types in SystemVerilog is essential for designing efficient and accurate digital circuit models.

```

In the above HTML code snippet, the focus keyword "logic and wire data types in SystemVerilog" is prominently included in the header and body content. This format helps search engines recognize the relevance of the content to the provided keyword.